Duet3D Logo Duet3D
    • Tags
    • Documentation
    • Order
    • Register
    • Login

    Duex5 GPIO pins

    Scheduled Pinned Locked Moved
    Duet Hardware and wiring
    2
    3
    370
    Loading More Posts
    • Oldest to Newest
    • Newest to Oldest
    • Most Votes
    Reply
    • Reply as topic
    Log in to reply
    This topic has been deleted. Only users with topic management privileges can see it.
    • St Tawundefined
      St Taw
      last edited by

      Does anyone know the source and sink current capability of the GPIO pins when switched as an output.

      I have looked for data sheet of an ESP-07 but seems only Vmin and Vmax are defined (at least on what I downloaded)

      I believe from previous posts there is a 100K pullup on the board.

      I would like to know if it is a driven high output or simply a sink low.

      Thanks

      1 Reply Last reply Reply Quote 0
      • dc42undefined
        dc42 administrators
        last edited by

        The chip that drives those I/O pins is a SX1509B. So that's the datasheet you need to look up.

        Duet WiFi hardware designer and firmware engineer
        Please do not ask me for Duet support via PM or email, use the forum
        http://www.escher3d.com, https://miscsolutions.wordpress.com

        1 Reply Last reply Reply Quote 0
        • St Tawundefined
          St Taw
          last edited by

          Thanks for reply.

          So it appears to be best case 8mA source for logic 1 and 15mA sink for logic 0.

          1 Reply Last reply Reply Quote 0
          • First post
            Last post
          Unless otherwise noted, all forum content is licensed under CC-BY-SA